

A Bipolar Sampled-Data Bandpass Delta-Sigma A/D Modulator

Theodore Varelas, Seyfi S. Bazarjani, and W. Martin Snelgrove

Department of Electronics, Carleton University, Ottawa Canada K1S 5B6

E-mail: vth@doe.carleton.ca

Abstract

A second-order bandpass delta-sigma A/D modulator has been implemented in the bipolar subset of a 0.8 μ m BiCMOS process [10]. This prototype demonstrates the feasibility of a bipolar only delta-sigma modulator based on sampled data techniques. The circuit was clocked at 250 MHz and demonstrated a 40dB SNR in 1 MHz bandwidth for an input signal of 62.5 MHz. The circuit dissipates 350 mW when it operates from a 5V power supply.

Introduction

Digitizing a radio signal at an intermediate frequency (IF) stage of a radio receiver allows quadrature demodulation to be performed digitally eliminating any phase and amplitude imbalance between the in phase (I) and quadrature (Q) channels. Direct conversion at IF is done either by using a wide band video or $\Delta\Sigma$ analog to digital converter (A/D) or bandpass delta-sigma modulator (BP- $\Delta\Sigma$).

Monolithic BP $\Delta\Sigma$ modulators have been reported that digitize signals with a bandwidth up to 200kHz, for use in GSM, IS-54, or similar radio applications. They use switched capacitor (SC) techniques [1],[2] or continuous-time circuits with off-chip inductors as resonators [3]. Increasing demand for wider bandwidth applications requires higher oversampling or higher order design to achieve the required performance. Digitizing at a higher IF is also desirable in order to simplify the radio.

The SC approach has proven to be a very robust and linear technique that has a manufacturing advantage because it does not require any tuning but it has demonstrated limited speed, clocking at 10 to 100MHz. Continuous-time circuits that use G_m -C or LC based resonators are on their way [4] [5] [6] to addressing the need for wider bandwidth A/Ds.

In this paper, we present a second order BP $\Delta\Sigma$ modulator. The modulator is designed using only npn bipolar devices. It demonstrates the feasibility and high speed of a sampled-data design style based entirely on a track and hold cell.

Architectures for Bandpass $\Sigma\Delta$ modulator

A second-order modulator is the simplest circuit that demonstrates bandpass operation, and so is useful to test

new circuits and structures. It has limited linearity, though enough for radio receivers that include good filtering and low-speed AGC.

The second order $\Delta\Sigma$ bandpass modulator noise transfer function can be derived from the first order lowpass modulator noise transfer function by mapping the zeros of the transfer function from DC to $f_s/4$. This is achieved by a $z^{-1} \rightarrow -z^{-2}$ transformation. The stability and SNR characteristics of the resulting bandpass modulator will be identical to that of low pass prototype [7]. Based on this transformation the noise transfer function of the second-order bandpass $\Delta\Sigma$ modulator is $H_q(z) = (1 + z^{-2})/z^{-2}$ and the signal transfer function is $H_s(z) = z^{-2}$.

The z -domain block diagram of the above second order modulator is shown in Figure 1. Note that there are two full delays from input to output and two full delays in the loop, and also note that we never have to sum more than two voltages at any node. This implementation makes possible the use of the 2-operand summer/subtractor cell described in [8] to sum the D/A feedback signal with the loop voltage..




Fig 1. A second order bandpass $\Sigma\Delta$ modulator

Modulator implementation

The basic building block of the modulator is a bipolar track and hold circuit. Any track and hold circuit with a 50% duty cycle holds the sampled data for half of a clock period and therefore introduces half a clock delay. We can represent this action in the z -domain by saying that the track/hold circuit has a transfer function of $T(z) = Az^{-0.5}$ where A is the gain of the track/hold. Because we always use the half-delays in pairs, variation in clock timing from a 50% duty cycle is unimportant.

The modulator in Figure 1 can be implemented by cascading four track/hold circuits in a master-slave configuration. The complete circuit implementation is shown in




Fig. 5: Output spectrum of the second order bipolar BPΔΣ for a full-scale tone at $f_s/4$. Clock frequency is 250 MHz





Fig. 7.: SNR for 1MHz bandwidth and a clock frequency of 250MHz.

Various measurements were taken for different input signal levels. The SNR at each signal level is plotted in figure 7. (solid line) and is compared with the SNR predicted by linear analysis of the second order bandpass sigma-delta modulator (dashed line). The experimental SNR is 20dB lower than what linear theory predicts. As it was noted in section 3.1. the track and hold gain is less than unity that reduces the in-band noise attenuation. Figure 8. plots the SNR predicted by the linear theory versus the percentage of unity gain reduction of the track and hold cell for half-scale tone input at 62.5 MHz for a clock frequency of 250 MHz and a signal bandwidth of 1 MHz.




Fig. 8. SNR (dB) versus percentage of gain reduction of the track/hold

Conclusions

The design and experimental evaluation a fully bipolar second order bandpass delta-sigma modulator were pre-

sented. The prototype design demonstrated the feasibility of bipolar only sampled data $\Delta\Sigma$ modulator. It can be an alternative to continuous time solutions to provide the high oversampling necessary for wide band applications. Because it is a sampled data technique it do not require any tuning to achieve the desired frequency of operation. It is important though to note the sensitive of the structure to the gain of the track and hold cell. Other bipolar track and hold circuits are under evaluation in an effort to provide a unity gain cell. Also, we would like to note that fourth order design would show less total behavior and higher SNR that can make this approach useful for some wide band applications.

Acknowledgments

Fabrication of the chip was provided by Northern Telecom. Financial support for this work was provided by the OCRI/NSREC high speed industrial chair and TRIO. The evaluation boards were made by Philip Lauzon. I would also like to thank Dr. Omid Shoaie and Ash Swaminathan for useful discussion on the $\Delta\Sigma$ theory.

References

- [1] Lorengo Longo and Bor-Rong Hong, "A 15b 30KHz bandpass sigma-delta modulator", ISSCC-93 Digest, pp.226-227.
- [2] Frank W. Singor and W. Martin Snelgrove, "Switched- capacitor bandpass delta-sigma A/D modulation at 10.7MHZ", IEEE J. Solid-State Circuits, vol 30, no 3, pp. 184-192, March 1993
- [3] G. Troster, et al, "An interpolative bandpass converter on a 1.2 μm BiCMOS analog/digital array", IEEE J. Solid-State Circuits, vol 28, no. 4, pp. 471-477, April 1993
- [4] Omid Shoaie "
- [5] W. Gao
- [6] J. F. Jensen, G. Raghavan, A.E. Cosand and R.H. Walden "A 3.2GHz second-order delta-sigma modulator Implemented in InP HBT technology" IEEE J. of Solid State Circuits, vol.30, no. 10, October 1995
- [7] S. Jantzi, R. Schreier and M. Snelgrove, "The Design of Bandpass Delta-Sigma ADCs," chapter in Delta-Sigma Data Converters, IEEE Press, to appear.
- [8] Seyfi S. Bazarjani, Theodore Varelas and W. Martin Snelgrove, "Sample-and-Hold Based bandpass $\Delta\Sigma$ modulators
- [9] Coleran
- [10] R. Hadaway et al, "A sub-micron BiCMOS technology for Telecommunications" J. of Microelectronics Engineering, vol.15, pp. 513-516, 1991.